Class-AB CMOS Buffer with Low Power and Low Leakage Using Transistor Gating Technique
نویسندگان
چکیده
منابع مشابه
Compact Low-power High Slew-rate Cmos Buffer Amplifier with Power Gating Technique
A qualitative analysis of different parameters such as Phase noise, Slew rate and tranconductance by using power gating reduction technique is presented. The circuit achieves the large driving capability by employing simple comparators to sense the transients of the input to turn on the output stages, which are statically off in the stable state. The effect of the different number of transistor...
متن کاملA New Low-Voltage, Low-Power and High-Slew Rate CMOS Unity-Gain Buffer
Class-AB circuits, which are able to deal with currents several orders of magnitude larger than their quiescent current, are good candidates for low-power and high slew-rate analog design. This paper presents a novel topology of a class AB flipped voltage follower (FVF) that has better slew rate and the same power consumption as the conventional class-AB FVF buffer previously presented in liter...
متن کاملA new compact low-power high slew rate class AB CMOS buffer
In this paper a new compact CMOS class AB buffer is presented. Its simple implementation relies on the use of the Flipped Voltage Follower (FVF) [ I ] . Simulation results from a 0.35 pm CMOS technology are presented that prove the operating principle under low-power conditions. This buffer can also find application in testing of analog CMOS VLSI circuits, as the input capacitance can be very l...
متن کاملDesign of a Low Voltage Class-AB CMOS Super Buffer Amplifier with Sub Threshold and Leakage Control
This paper describes a CMOS analogy voltage supper buffer designed to have extremely low static current Consumption as well as high current drive capability. A new technique is used to reduce the leakage power of class-AB CMOS buffer circuits without affecting dynamic power dissipation. The name of applied technique is TRANSISTOR GATING TECHNIQUE, which gives the high speed buffer with the redu...
متن کاملTRANSISTOR GATING: A Technique for Leakage Power Reduction in CMOS Circuits
Abstract — In CMOS circuit’s design, as the threshold voltage is reduced due to voltage scaling, it leads to increase in sub-threshold leakage current and hence static power dissipation. In this paper we propose a power reduction technique named transistor gating. In this technique two sleep transistors PMOS and NMOS are inserted in between the supply voltage and ground. A PMOS is inserted in b...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Advanced Science and Technology
سال: 2013
ISSN: 2005-4238,2005-4238
DOI: 10.14257/ijast.2013.58.01